## Boost Type Multilevel Delta-Connection Cascaded Inverter

🖔 Transformerless, Multilevel inverter, Boost function

Shohei Tokunaga, Masakazu Muneshima, Zhang Hui, Shota Urushibata

## Abstract

In response to the demand for high voltage, large capacity, and low distortion power converters, multilevel inverters are found to be useful. There are some circuit methods where high voltage is output using a multilevel inverter, and representative examples now one include a cell cascaded multilevel method. The cell cascaded multilevel method is a method whereby a single-phase AC inverter cell is connected in series. In general, this method needs an isolated DC voltage source to each cell. Therefore, a multiphase transformer and rectifiers are required. Therefore we developed a cascaded multilevel inverter that was transformer-less in simulation. This cascaded multilevel inverter will offer three unique features as itemized below.

(1) Transformer-less configuration (downsizing)

(2) Reducing distortion of output voltage by control of capacitor voltage

(3) By a boost voltage function, it enables higher output voltage than the input voltage

## 1. Preface

In the current industrial sector, the demand for technologies to realize larger capacity and higher voltage power converter has increased. In response to such a challenge, cascaded multilevel inverters are currently being researched in industry. At present, the best known multilevel topologies to realize the boost output voltages are three typical methods: the cell cascade inverters, the diode-clamped multilevel inverter, and the flying capacitor multilevel inverter. The cell cascade inverter uses a method to connect singlephase inverter cells to a series. By increasing the number of cascaded inverter cells in series, cascade inverter enables the output voltage to be increased without increasing the breakdown voltage of the switching components.

In addition, the output waveform is several steps shape when the output voltage is made many levels. Because the number of these steps increases, one step of change width of the output voltage becomes small and the output harmonics decrease. On the one hand, however, in general, it requires one isolated DC voltage source for each inverter cell so that a multiphase transformer and rectifiers are required. If a multiphase transformer is used, input currents in different phases are synthesized. As a result, harmonics in source-side currents are decreased, but the number of cables on secondary side is increased, thus increasing the overall mass and size of equipment as a whole. As a result, bulky inverter size becomes an issue.

This paper introduces a new cell cascaded multi-

level method. This method does not require any multiphase transformer and it can be operated by one DC voltage source.

# 2. Conventional Cell Series-Connected Multilevel Inverters

Fig. 1 shows topologies of two different cell cascaded multilevel inverters: one is in a star connection and the other is in a delta connection. Both inverters are constructed with a multiphase transformer and six inverter cells. Each inverter cell is composed of a rectifier and a single-phase full-bridge inverter, and a DC link capacitor connecting them. By these two methods, the number of the levels of the condenser voltage of each inverter cell and the output voltage is different. Compared with the two-level inverters, each different method has the following features:

(1) Because a cell is connected to a series, the DC voltage per unit cell is lowered.

(2) Voltage change width becomes small with the multilevel output voltage, and the reduction of harmonics is bettered.

In general, however, the cascaded multilevel inverter requires one isolated DC voltage source to each cell. This DC voltage source is composed of a multiphase transformer and a diode rectifier. Therefore, by this method, the wiring amount of the multiphase transformer second side increases or otherwise upsizing of the device becomes the problem.



#### Fig. 1 Multilevel Inverters in Different Connections

Topologies of two type cascade inverters with different connections are shown. Both of these two inverters require one isolated DC voltage source for each cell.

## 3. Boost Type Multilevel Delta-Connection Cascaded Inverter

The Y connection and the  $\Delta$  connection of the cell cascaded multilevel method are shown in Fig. 1. We developed a boost type multilevel delta-connection cascaded inverter technology to improve upsizing of the device, which was a problem of the cell cascaded multilevel method.

#### 3.1 Circuit Configuration

Fig. 2 shows a boost type multilevel delta-connection cascaded inverter. This circuit involves a DC single voltage source consisting of diode rectifiers and six inverter cells. One set of two inverter cells is allocated between P and N of  $V_{DC}$ , and outputs are arranged in delta-connection. Each inverter cell has a boost converter and an inverter connected by a small DC link capacitor  $C_{DC}$ . Since each inverter cell is connected to Side P and Side N of the DC voltage source through Diodes D<sub>1</sub> to D<sub>6</sub>, energy is output from the DC voltage source only to the load.

As shown in Fig. 2, each output of pair Cells "INV\_U and INV\_X", "INV\_V and INV\_Y" and "INV\_W and INV\_Z" that are allocated between P and N of V<sub>DC</sub> are connected respectively through Reactor L<sub>boost</sub>. This reactor L<sub>boost</sub> is used to charge Capaci-

tor  $C_{\text{DC}}$  from the DC voltage source so that the boost effect can be secured for the capacitor voltage and energy can be exchanged between capacitors of each inverter cell.



Fig. 2 Boost Type Multilevel Delta-Connected Cascade Inverter The boost type multilevel delta-connection cascaded inverter is shown. In this circuit, it does not need DC voltage sources which are generated by the multiphase transformer

The output terminals of each inverter cell are connected in a delta shape with Reactor  $L_{loop}$  and are connected from their center point to the load through Reactor  $L_{out}$ . Reactor  $L_{out}$  functions as a filter to reduce

and diode rectifiers for the respective inverter cells.



(a) Capacitor charging Mode 1 (b) Capacitor charging Mode 2 (c) Capacitor charging Mode 3 (d) Capacitor charging Mode 4

#### Fig. 3 Diagrams Explaining the Basic Principle of Operation

This figure shows the charging pattern where Capacitor C<sub>DC</sub> of each inverter cell is charged from the DC voltage source and also the relationship in output terminal voltages.

output harmonics.

Compared with the two different connections of conventional cascade inverters shown in Fig. 1, the boost type multilevel delta-connection cascaded inverter does not need any multiphase transformer and is constructed of a DC voltage source and a diode rectifier. For the conventional cascade inverters shown in Fig. 1, a DC voltage is applied to the capacitor voltage for each cell, and stepped voltage is output in load. In contrast, the sine wave voltage with a few distortions is output in load because the condenser voltage of each cell is variable for this inverter.

## 3.2 Basic Principle of Operation

Fig. 3 shows the diagrams that explain the basic principles of operation. Explanations here are based on the inverter cells "INV\_U and INV\_X." As shown in the figure, there are four modes in which capacitor  $C_{DC}$  is charged for the inverter cells "INV\_U and INV\_X" from the DC voltage source. The voltage is output by the output terminals of the inverter cells while charging and discharging a capacitor  $C_{DC}$ .

Because energy stored in  $L_{\text{boost}}$  in Mode 1 is transferred to  $C_{\text{DC}}$  by modal transfer, the capacitor voltage can be boosted.

At the next stage, the DC voltage source  $V_{DC}$  is replaced with two voltage sources having Voltage "E" that are regarded as DC voltage sources for the respective cells. Based on the neutral point O, the output terminal voltages of the respective cells are defined as  $V_{INV_U}$  and  $V_{INV_X}$ . Voltage  $V_{INV_U}$  can produce a voltage output of "E" in a switching mode or Voltage "E –  $V_U$ " that is obtainable by subtracting E from the capacitor voltage  $V_U$ . Similarly,  $V_{INV_X}$  can produce a voltage output of "-E" or Voltage "-E +  $V_X$ " that is obtainable by adding -E to the capacitor voltage  $V_X$ . Since  $V_U$  and  $V_X$  can be controlled to be variable by making a modal changeover of capacitor charging, the



#### Fig. 4 Control Block Diagram

The control block diagram of the boost type multilevel delta-connection cascaded inverter is shown.

output terminal voltages of " $E - V_U$ " and " $-E + V_X$ " also become variable. Since each inverter cell can generate a variable voltage output, the line voltage

appearing between the output terminals of the two inverter cells is an output voltage with a low distortion factor. Similarly, since the output terminal voltages of inverter cells "INV\_V and INV\_Y" and also those of "INV\_W and INV\_Z" are variable, the line voltage can be a sinusoidal wave voltage with minimal distortion.

### 4. PWM Control and Offset Voltage Control

Fig. 4 shows the control block diagram. This inverter controls the line voltage of output. In order to control the two inverter cells "INV U and INV X" connected in series through Reactor L<sub>boost</sub>, a voltage command value of V<sub>CMD WU</sub> is applied, that has half the amplitude of the line voltage between W and U. Similarly, other voltage command values of V<sub>CMD UV</sub> and also V<sub>CMD\_VW</sub> are applied to control the inverter cells "INV\_V and INV\_Y" and "INV\_W and INV\_Z." Command value voltages on boost converter side and inverter side of the respective inverter cells are inverted before they are applied. It is compensated with an offset voltage, and each command value voltage is applied to the PWM block. The compensated offset voltages of "V\_OFS\_UX," "V\_OFS\_VY," and "V\_OFS\_WZ" are set up so that they have the same absolute values and opposite signs in "INV U and INV X," "INV V and INV\_Y," and "INV\_W and INV\_Z." With the PWM block, the command value voltage "V\*  $_{\text{INV}_{U1}}$ " is compared with "V\*INV\_Z2" by carrier so that the gate signal output can be sent to each inverter cell. To control capacitor voltages so that all inverter cells are the same, the amplitude of the chopping wave carrier is set at the mean value of capacitor voltages of cells.

The effect of offset voltage compensation is explained below. Figs. 5 and 6 show the switching pattern where offset voltage compensation is performed and not performed, respectively. " $V^*_{INV\_U1}$ ," " $V^*_{INV\_U2}$ ," " $V^*_{INV\_X1}$ ," and " $V^*_{INV\_X2}$ " in Figs. 5 and 6 show the command voltage values of " INV\_U and INV\_X" while " $V_{Carrier}$ " denotes the chopping wave carrier. The right section of each figure shows the switching pattern in one period of the chopping wave carrier that is shown on the left side.

When offset voltage compensation is not performed, Mode 1, Mode 2, and Mode 3 of the switching pattern appears in a section shown in Fig.5 sequentially. In the section of Mode 1, energy is stored in Reactor  $L_{boost}$  and the capacitor voltage is boosted when a modal changeover to another mode is made. Therefore, if the period of Mode 1 is extended, the capacitor voltage is boosted excessively.

On the other hand, when offset voltage compensation is carried out, the command voltage value is changed as shown in Fig. 6. If comparison of switching modes is made in the same section as that shown in Fig. 5, the section of Mode 1 disappears and Mode 4 appears instead. In Mode 4, Capacitor  $C_{DC}$  of each inverter cell is charged up through  $L_{boost}$ . At that time, each capacitor voltage is maintained at "E." Accord-



Fig. 5 Switching Pattern without Offset Voltage Compensation

The diagram at left shows the relationship between reference voltage of each inverter cell and carrier. The diagram at right shows the switching pattern of one carrier period shown in the left diagram.



#### Fig. 6 Switching Pattern with Offset Voltage Compensation

The diagram at left shows the relationship between reference voltage of each inverter cell and carrier. The diagram at right shows the switching pattern of one carrier period shown in the left diagram.

ingly, it is possible to suppress excessive voltage boosting and obtain an arbitrary boosted voltage if the amount of offset voltage compensation is adequately adjusted.

As a result of offset voltage compensation, the charging and discharging pattern of capacitors in each cell is also changed. If no offset voltage compensation is made, the switching pattern becomes such that capacitor charge and discharge in the two inverter cells of "INV U and INV X" are performed with the same timing. In the case of offset voltage compensation, on the other hand, the switching pattern becomes such that capacitor charge and discharge are performed with a different timing. Therefore, offset voltage compensation yields a smaller voltage step in a line voltage of output. In addition, the resultant voltage waveforms involve lower distortion factors.



#### Fig. 7 Simulation Waveforms

From the top, the waveforms shown correspond to line output voltage  $V_{out\_uv}$ , output current  $I_{out\_u}$ , differential current  $I_{uv}$ , and DC capacitor voltages  $V_u$  and  $V_v$ , respectively.

## 5. Simulation

Fig. 7 shows the result of simulation. Simulation conditions as shown in Table 1 were used for the simulation. The overall DC voltage is assumed to be 2000V and the load voltage is 3.3kV to examine the boost function. Fig. 7 shows the waveforms of simulation with a compensation of 0.25p.u., for the offset voltages of

 $V_{OFS\_UX}$ ,  $V_{OFS\_VY}$ , and  $V_{OFS\_WZ}$ , respectively. From the top to the bottom in the graph, the waveforms correspond to line voltage of output  $V_{OUT\_UV}$ , output current  $I_{OUT\_U}$ , current flowing in delta connection  $I_{UY}$ , and capacitor voltages  $V_U$  and  $V_Y$ , respectively. The line voltage of output comes in a sinusoidal waveform containing minimal distortion. Each capacitor voltage was boosted

Input ratings	DC voltage	V <sub>DC</sub>	2000V
Circuit parameter	DC link capacitor	C <sub>DC</sub>	292µF
	Boost reactor	L <sub>boost</sub>	0.8%*
	Reactor for delta connection	Lloop	1.6%*
	Output filter reactor	L <sub>out</sub>	5.2%*
PWM	Carrier frequency	f <sub>c</sub>	1kHz
Load ratings	Active power	1800kW	
	Reactive power	200kvar	
	Rated voltage	3.3kV	
	Output frequency	50Hz	

## Table 1 Simulation Condition

Conditions of simulation for the proposed circuit are shown.

Note. "% mark" is based on the load ratings.

as high as around 4000V and its pulsation was about 2000V. Given the above results, we could verify the boost function.

## 6. Postscript

This paper introduced a new circuit technology for the cascaded multilevel inverter that is operated by a single DC voltage source without using any multiphase transformers. This type of inverter offers the same performance characteristics as those of a conventional cascaded inverter. It also enables a boost function and results in low distortion of output voltage by changing the capacitor voltage as a variable voltage. At the same time, to make the output side into a delta connection, it requires many reactors.

Going forward, we will make research on the balance control method of capacitor voltage and study the application area which effectively uses the boost function of a cascade inverter.

• All product and company names mentioned in this paper are the trademarks and/or service marks of their respective owners.

## 《References》

(1) Masakazu Muneshima, Shota Urushibata, Zhang Hui, Kazuya Ogura, Yasuhiro Yamamoto, Takashi Kodama, and Masakatsu Nomura: "Boost Type Multilevel Delta-Connection Cascaded Inverter," Meeting of Applied Industries Sector for the Institute of Electrical Engineers of Japan, No.1-25, pp.1-265-1-268, 2010 (in Japanese)

(2) Shota Urushibata, Masakazu Muneshima, Zhang Hui, Kazuya Ogura, Yasuhiro Yamamoto, Takashi Kodama, and Masakatsu Nomura: "Offset Control of the Boost Type Multilevel Delta-Connection Cascaded Inverter," Meeting of Applied Industries Sector for the Institute of Electrical Engineers of Japan, No.1-26, pp.1-269-1-272, 2010 (in Japanese)